It seems that there is a problem with diffpair gap definition and design synchronization: If layer gaps are defined for a diffpair in the layout Pulsonix considers schematic and layout to be out of sync. And if design synchronization is performed then those diffpair gap definitions are deleted in the layout. Does anyone else experience such behavior.
The standard design flow in Pulsonix is that SCM is the design master, although the layout person is allowed to change certain design rules/states, which can be checked on synchronise.
On synchronise, rules in the SCM will dictate over those changed in the PCB on Update, unless the PCB Design Settings switch 'Allow Update of the Schematic to PCB' is set, where Synchronise will offer an Update to the SCM as well. Safe Mode settings may need to change to allow this to happen.
Please refer to Help - Design Settings - General - Synchronise with Schematic.
Well, as I understand diffpair rules in schematic can't have a by layer gap definition as schematic technology file doesn't have layers definitions. Besides in my case units in schematic technology file are mils (1/1000 inch) but in layout technology file units are mm. Perhaps design synchronization logic should ignore those definitions in the layout technology file that are absent in the schematic technology file?
Thank you for the design files. With the PCB Design Settings switch 'Allow Update of the Schematic to PCB' set on, you can synchronise the rules on the Diff's back to the schematic. On my test they were updated into the schematic and no changes were seen in the PCB.